Capacitance measurements have been made on silicon pixel sensors of types n + on n, p + on n, and n + on p. The arrays test a variety o f implant and gap widths, and the n + on n devices test several p-stop designs. The measurements examine inter-pixel and backplane contributions and include studies of temperature dependence. Measurements were made before and after irradiation with uences relevant to LHC experiments and Fermilab Tevatron Run 2.
Introduction
The capacitance is a sensitive parameter in the operation of a silicon tracking detector, as it directly a ects the noise and crosstalk. While the capacitance of silicon strip detectors has been previously studied 1], the small feature size of silicon pixel detectors has rendered measurements of their capacitance signi cantly more challenging. It is expected that the capacitance of each pixel cell includes contributions from all of its neighbors in the array. Both the inter-pixel and backplane capacitance are expected to contribute substantially to the total capacitance of the sensor consequently, inter-pixel and pixel backplane capacitance measurements for a variety of designs are necessary. The pixel detectors in ATLAS 2] will be operated cold (;6 C), as will those in other upcoming experiments, so studies have been made at various temperatures to understand the temperature dependence of the pixel capacitance.
Pixel detectors at the LHC or the Tevatron will be subject to high radiation levels 2]. The second barrel layer of ATLAS, located at a radius of about 10 cm from the interaction point, is conservatively expected to receive a uence equivalent t o 1 0 15 1 MeV neutrons cm ;2 during 10 years of operation. Inter-strip capacitance is known to increase with irradiation prior to inversion 3, 4] . It is consequently important t o investigate the e ects of irradiation on the inter-pixel capacitance.
The total capacitance load presented by a pixel to the front-end electronics includes several components. One of them is the inter-pixel capacitance, which is dominated by the contributions between the pixel and its eight nearest neighbors in the array. A second is the capacitance between the pixel and the backplane. (We call this the backplane capacitance.) In addition to these, a pixel detector bump bonded to a front-end readout electronics chip receives a capacitive load from the bump bond ( 40 ;50 fF) and the preampli er input transistor ( 60 ;100 fF). We present here measurements of the inter-pixel and backplane capacitances.
The study presented here was organized as follows. We began by studying a set of pixel test structures (the \LBNL Test Structures") whose design is simple enough that measurement of the capacitance between a pixel and all of its nearest neighbors can be made unambiguously. The design of these arrays allowed us to represent them straightforwardly in electrostatic simulations. Simulations (both twoand three-dimensional) were carried out and shown to agree well with capacitance measurements on these arrays. The agreement b e t ween simulation and measurement con rms that calibrations and systematic e ects in the measurements are correctly understood. There are two varieties of LBNL test structures, one with n + implants in p-type substrate and the other with p + implants in n-type substrate.
We next studied a set of n + on n-type arrays (\Structure 6") whose design more closely resembles that of a typical pixel detector in a particle physics experiment. As the measurement and calibration procedure and the systematic e ects associated with these studies are identical to those in the LBNL test structure studies, simulations were not necessary to validate those results.
The ultimate goal of these studies is the measurement of the capacitance of several devices including the ATLAS production pixel sensors and prototypes proposed for use at Fermilab Tevatron Run 2. The former will be presented in a companion paper to this one 5]. Figure 1 shows a cross section of one of the LBNL p-type test structures, and Figure 2 shows the details of one of its pixel arrays. The test structures include six 3 9 arrays of pixels. The center pixel in each array is isolated, and the surrounding pixels are connected together. This allows all the surrounding pixels to be biased with a single probe. The pitch is 50 m 536 m. The p-bulk detectors have a p + isolation implant (also know as a p-stop) 6] surrounding the n + implants. The widths of the pixel implants (p + in the case of n-type bulk and n + in the case of p-type bulk) are systematically varied for each array. For the p-type detectors, the p-stop widths and the gaps (unimplanted regions) between the n + implants and p-stops are also varied in the six arrays.
The values of the pixel implant width (denoted as W), the p-stop width (denoted as P), and the gap G between p-stop and n + implant are listed in Table 1 for each of the arrays. Also listed is the parameter g, which is the total gap between charge collection implants. For the n-type devices, g = G = 50 ; W, while for the p-type ones, g = 2 G = 5 0 ;W ;P. There is also an unimplanted region 100 m wide between the edge of the array and the guard ring, which is 30 m w i d e . The thickness of the detectors is 300 m. A total of ve p-type and ve n-type LBNL test structures were studied. We have chosen to show representative results in the gures of this paper rather than the complete dataset.
Structure 6
A test structure designated \Structure 6" was included in the rst ATLAS pixel sensor prototype submission. This test structure, nominally 300 m t h i c k, contains 11 arrays, each with variations in implant widths and p-stop design. Table 2 summarizes these features. Each array includes 33 pixels in a 3 11 matrix. The center three pixels are isolated while the surrounding ones are all connected together. A typical Structure 6 array is shown in Figure 3 .
Three p-stop designs are included. One is the \atoll" design which has a p-stop ring around each pixel. The second is the \common" design, in which a continuous p-stop forms a grid around the pixels. The third is the \combined" p-stop design, which uses both atoll and common p-stops. Figure 4 shows the detail of the corner of one of the arrays utilizing the atoll p-stop. Figure 5 shows the common p-stop, and 
Measurement Setup
The very low capacitances involved mandate that a variety of precautions betaken when measuring the inter-pixel capacitance. The test setup must be adequately shielded, and low parasitic capacitance probes are essential. Capacitance measurements were made with an HP4284A LCR meter. This supplies a small AC test signal (set to 250 mV RMS) on the HIGH terminal. The amplitude and phase are measured on the LOW terminal. Figure 7 shows a schematic of the measurement setup, and Figure 8 shows a block diagram of the probe station setup. Figure 8 shows the optional use of a temperature chamberwhich was required for measurements reported Common 33 in Section 4.3 and certain studies of irradiated sensors. To measure the inter-pixel capacitance between a pixel of interest and all or some of the surrounding pixels, the pixel of interest is connected to the LOW terminal via a low parasitic capacitance probe, and the HIGH terminal is connected to the neighbors of interest (either by s e veral probes or by h a ving the surrounding pixels connected together). T h e L B N L a n d Structure 6 devices have several pixels connected together, a feature which facilitated this measurement. Prior to taking a measurement, an OPEN correction is done on the HP4284A LCR meter. This procedure consists in raising the probe attached to the LOW terminal a few microns above the pixel under test. The sensor is biased, typically to 100 V. The meter is then placed in OPEN correction mode and measures all the parasitic capacitances in the setup, including cable and probe contributions. The measurement is stored and used as the reference point i n subsequent measurements.
The statistical error on any particular capacitance measurement reported here is 3 fF, a value taken from the standard deviation of a distribution of identical measurements made on a typical unirradiated test structure at a representative frequency (1 MHz) and voltage (200 V). As a systematic error we take 1 fF, which is a conservative measure of the voltage dependence of the OPEN correction on a typical capacitance measurement. The residual parasitic capacitance after completion of the OPEN correction was less than 2 fF. The accuracy of the capacitance measurement, as given by the LCR meter speci cations, is 3 fF. We combine these three errors in quadrature to g e t 5 f F a s the total measurement error. The voltage required to completely deplete a sensor between its implants can be higher than the so-called full depletion voltage, and hence the capacitance is often observed to continue decreasing beyond full depletion. We choose to quote voltage values at which the capacitance-voltage characteristic is at this is its minimum beyond the full depletion voltage. This choice allows us to maintain consistency between measurements and to facilitate comparison with electrostatic simulations.
Figures 9 and 10 show the capacitance versus voltage for the unirradiated n-type and p-type detectors, respectively, a n d T ables 3 and 4 summarize the capacitances in the at C-V region beyond full depletion. No variation with frequency was seen in capacitance above full depletion. In the low voltage regime of the n-type detector's response, the 1 MHz data lie about 15% below the values at the other frequencies. This phenomenon was not investigated further as it does not a ect the behavior of the detectors, since they are normally operated at higher voltages even if underdepleted. Table 1 for their characteristics). The open circles are the 1 MHz data. Table 3 Measured inter-pixel capacitance of unirradiated and irradiated (4:8 10 13 n/cm 2 uence) n-type LBNL detectors. The measurements of the unirradiated detectors are shown in Figure 9 . The measurements of the irradiated detectors are shown in Figure 11 and have been extrapolated beyond full depletion as is explained in the text. The average of the extrapolated value and the endpoint i s listed in Column 6. The total error on each measurement is conservatively estimated as the quadrature sum of the extrapolation error (Column 7) and the combination of the statistical and systematic errors, which is 5 f F .
Array p + Implant C unirrad C irrad endpoint C irrad extrap: C irrad average Extrap. Table 1 for their characteristics). Table 4 Measured inter-pixel capacitance of unirradiated and irradiated (4:8 10 13 n/cm 2 uence) p-type LBNL detectors. The measurements of the unirradiated detectors are shown in Figure 10 . The measurements of the irradiated detectors are shown in Figure 12 and have been extrapolated beyond full depletion as is explained in the text. The average of the extrapolated value and the endpoint is listed in Column 6. The total error on each measurement is conservatively estimated as the quadratic sum of the extrapolation error (Column 7) and the combination of the statistical and systematic errors, which is 5 f F .
Array n + Implant C unirrad C irrad endpoint C irrad extrap: C irrad average Extrap. Table 1 for their characteristics).
Measurements were taken at 1 MHz.
As the capacitance appears still to be decreasing at the highest voltage measured, the endpoint of the data is likely to overestimate the minimum. The curves are well described by an exponential function plus a constant o set it is possible, however, that the capacitance could atten out more abruptly than this at higher voltages. To estimate the capacitance at a voltage corresponding to complete depletion of the volume between the implants, we a verage the endpoint of the data with the asymptotic value of the exponential plus constant function. The extrapolation error is taken to be half the di erence between the two values. These values are listed in Tables 3  and 4 .
The capacitance of the irradiated sensors was seen to depend more strongly on the signal frequency than was the case for the unirradiated detectors. This frequency dependence phenomenon has been described elsewhere 8, 9] for backplane capacitance and so was not explored in this study. As the 1 MHz data are most relevant to planned Table 1 for their characteristics). Measurements were taken at 1 MHz.
or likely future readout systems at LHC and Tevatron experiments, only those data are shown. We have investigated whether the capacitance varies linearly with the width-topitch ratio (W=}) as has beenshown 10] to be the case for silicon strip sensors. We take 5 0 m to be the relevant pitch in this study as the capacitance between the short sides of adjacent pixels (Cd or Ce in Figure 16 ) is only about 10% of the capacitance between the long sides (Cp). Because the pitch is the same in all of the sensors that we studied, we are not able to investigate explicit dependence of capacitance upon pitch but instead test whether the relationship to the width is linear. Figure 13 shows that a linear t describes the data adequately up to a width of 32 m. This is consistent with the validity region (W=}<0:6) given in Reference 10] . However, a linear relationship fails to describe the data for larger implant widths in p-type sensors. Figure 13 shows that an improved t is achieved for the function C inter;pixel = A + BW=}+ D=g: (1) Here W and } are the width and pitch, respectively, as illustrated by Figure 1 and listed in Table 1 . The symbolg represents the total gap between the charge-collection implants in the device and is also listed in Table 1 .
For the LBNL test structures, the p-stop width is proportional to the gap width, so g is proportional to 50 ; W h e n c e it is possible to plot the result as a function of W. Lines 1{5 of Table 5 summarize the results of the t.
The function in Equation (1) may be interpreted as follows. The 1=g term describes the contribution to the capacitance from regions near the sensor surface, while the W=}dependence describes the contribution from regions deeper in the bulk. The W=}component m a y be expected if one approximates the two neighbors as a parallel plate capacitor (capacitance C 1 in Figure 1 ) of width W and average distance between plates proportional to the pitch. In the region close to the surface, the capacitance is dominated by the capacitances between the implants (capacitances C 2 in Figure 1 ).
Because the p-stops, if present, provide low resistance, the e ective distance between the plates is determined by the unimplanted gap. In this region the e ect of the implant width is relatively unimportant. This combination leads to the term proportional to 1=g. The contribution from pixels other than the nearest neighbors is not expected to have signi cant dependence on W 11] and so enters principally through the constant term. We note that the second and third term on the righthand side of Equation (1) are strongly coupled|that is, the division between regions near and far from the surface is not sharp.
Backplane Capacitance of the LBNL Test Structures
The setup for the backplane capacitance measurement is similar to that for the interpixel measurement with the LOW terminal connected to the center pixel. The HIGH terminal, however, is not connected to the surrounding and neighboring pixels but is Implant width (µm) Inter-pixel Capacitance (fF) p-type (unirradiated) p-type (irradiated) n-type (uniradiated) n-type (irradiated) Figure 13 : Inter-pixel capacitance versus width for irradiated (4:8 10 13 n/cm 2 uence) and unirradiated LBNL n-a n d p-type sensors of pitch 5 0 m. Fits to a straight line and to the function given in Equation (1) are shown.
connected to the backside of the sensor. Measurements were made on unirradiated LBNL n-and p-type pixels. The results are summarized in Tables 6 and 7 . Figure 14 shows a typical measurement. We have chosen not to report extensively on the backplane capacitance of irradiated pixel sensors because the radiation response of the bulk from which it is derived has beenexamined by us previously 1] and found to be well described by existing models.
Electrostatic Simulations of the LBNL Test Structures
Electrostatic simulations 12] of the inter-pixel and backplane capacitances of the LBNL p + -on-n devices were carried out to aid in the interpretation of the capacitance measurements. The agreement reported below between the simulation and the measurements con rms that the parasitic capacitances and the systematics associated with the measurement have beenproperly interpreted and addressed. The static calculations also help determine the frequency-independent capacitance values in the pixel structure. Simulations were conducted in two and three dimensions with di erent simulators to provide an indicator of the precision of the simulation and the magnitude of contributions of order higher than nearest neighbors.
The two-dimensional electrostatic simulators, HSPICE 13] and IES Electro 14], take as input the geometrical dimensions of a vertical cross section of the pixel sensor Table 5 Summary of t parameters found to describe the inter-pixel capacitance of unirradiated sensors. The t function is C inter;pixel = A + BW=}+ D=g, where g is the total unimplanted gap between pixels in microns, W is the pixel implant width, } is the pitch ( 5 0 m for all sensors), and C inter;pixel is the inter-pixel capacitance per unit length in pF/cm. (The length was chosen to be the pitch i n the long dimension of the pixels|536 m for the LBNL test structures and 400 m for the Structure 6 devices.) Fits with and without the third term were examined. N is the numberof degrees of freedom per t. \Str 6, Set 1" i s a t to all CiS devices and Seiko devices (see Section 4.2.1) utilizing the \Atoll" p-stop design. \Str 6, Set 2" is a t to Seiko devices with \Common" and \Combined" p-stop designs. and information on the dielectric medium (see Figure 15) . They solve the electrostatic eld equations of the de ned design for capacitance. The results of these studies are shown in Tables 6 and 8. Table 9 shows the predicted contribution of the higher order parallel capacitance terms (Cp2 and Cp3 in Figure 15 ). The results of the two simulations bracket the measured values for the inter-pixel capacitance. A comparison of the two simulators leads us to assign an uncertainty of 35% to the simulation result.
The calculation was repeated with the three-dimensional electrostatic eld simulator IES Coulomb 15] . The three-dimensional model improves on the two-dimensional one by adding contributions to the capacitance associated with coupling to the implant's ends (Ce in Figure 16 ) and with diagonal couplings (Cd in the same gure). These contributions were then summed to predict the total inter-pixel capacitance associated with the nearest neighbors. These three-dimensional results are summarized in Tables 6 and 8 and agree with the measurements to an accuracy of better than 30%. Figure 14 : The backplane capacitance versus bias voltage for a typical LBNL n-type test structure. The families of curves labelled 2{6 show measurements of the arrays with the corresponding numbers(see Table 1 for their characteristics).
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Figure 15: Geometry used to extract capacitance predictions for two-dimensional simulations of the pixel array structure. Table 9 Higher order contributions to the inter-pixel capacitance of an LBNL n-type sensor as simulated with the IES Coulomb t wo-dimensional electrostatic eld solver. See Figure 15 Figure 16 : Geometry used for extracting capacitance predictions from a threedimensional model of the test structure array.
Implications of LBNL Test Structure Simulations
The good agreement between the three-dimensional simulation results and the measured capacitance of the LBNL pixel devices gives us assurance that our test setup and measurement procedure can be used reliably for inter-pixel and backplane capacitance measurements in the range 10{100 fF. We conclude that this setup and procedure can beused for measuring Structure 6, devices described in Reference 5] , and other pixel sensors of comparable geometry. The typical pixel designs represented in this study of the LBNL test structures indicate that the total pixel capacitance includes backplane and inter-pixel capacitances in a ratio of about 10{25% for both p-on-n and n-on-p devices.
Structure 6 Studies 4.2.1 Introduction
The rst ATLAS pixel sensor prototypes were fabricated by two manufacturers, CiS (Erfurt, Germany) and Seiko (Chiba, Japan). The wafers bore a variety of test structures, including Structure 6, as well as two \tiles," which are sensors used in full-scale prototype ATLAS modules 16]. Array 1 within Structure 6 has the same implant dimensions and isolation technology (p-stops) as Tile 1. Figure 17 shows the inter-pixel capacitance as a function of applied bias voltage, as measured on Array 1 from two Structure 6 devices on a CiS wafer and one on a Seiko w afer. Measurements were taken at ve frequencies (1, 3, 10, and 100 kHz, and 1 MHz), and no frequency dependence was seen. (The 1 kHz measurements are consistent with the others but are somewhat noisier they are omitted from Figure 17 for clarity.) The CiS measurements showed signi cant v ariation with applied bias, their curves of capacitance versus voltage (\C inter;pixel -V") not attening out until about 400 V. Measurements taken on Seiko devices showed little variation with applied bias voltage above full depletion. The principal di erence between devices from the two vendors is the crystal orientation used (h100i for Seiko and h111i for CiS). As the crystal orientation a ects the interface states, it is a possible cause of the di erence in the characteristics. Other details of the processing may beinvolved as well.
P-stop Design Dependence of Inter-pixel Capacitance for Unirradiated Sensors
Capacitance measurements were taken of pixels in each of the 11 arrays. Figure 18 shows data taken at 1 MHz at voltages for which the C inter;pixel -V curves are at (400 V for the CiS structures and 200 V for the Seiko ones). As was summarized in Table 2 , Arrays 1{5 use the atoll p-stop design, Array 6 uses the combined p-stop, and Arrays 7{11 use the common p-stop. Array 2 has the same implant shape as metal wider than its implant alters the potential near the surface and, as is shown in Figure 18 , leads to increased inter-pixel capacitance.) We nd that the capacitance of arrays with atoll p-stop design is relatively insensitive to the speci c values of the implant dimensions for the design variations studied here. (The constraint associated with tting an atoll p-stop into a 50 m pitch limited the range of n + implant widths that could bestudied.) The capacitance of the common p-stop design shows the greatest variation with implant s h a p e . As is shown in the gure, the capacitance of the ve common p-stop designs decreases monotonically with array number. Arrays 7, 8, and 9 have the same gap width but increasing p-stop width. Arrays 8, 10, and 11 have the same p-stop width but increasing gap width. The contributions of the gap width and the p-stop width to the inter-pixel capacitance appear to becomparable. The combined p-stop design has the smallest n + implant width (and consequently the largest distance between n + implants) and was observed to have the smallest capacitance of the designs tested.
P-stop Design Dependence of Inter-pixel Capacitance for Irradiated Sensors
Several of the Structure 6 devices were irradiated beyond inversion by a uence equivalent to 8 10 14 cm ;2 1 MeV neutrons. Figure 19 shows the 1 MHz inter-pixel capacitance of two representative CiS devices as a function of voltage, both before and Figure 18 : Inter-pixel capacitance of the 11 arrays on Structure 6 devices. See Table 2 for details on the design of each array.
shortly after irradiation (i.e., after bene cial annealing but before signi cant onset of reverse annealing). Post-annealing data are not available for these devices, whose depletion voltage, as calculated from the uence, is 2600 V. We nd that the interpixel capacitance of the devices is initially increased by irradiation, even for devices beyond inversion. served. Of note is that Array 10 has slightly wider n + implants than Array 9 yet consistently shows a lower capacitance. Array 10 has wider gaps, so this result suggests that the size of the unimplanted gap plays a roll in the capacitance. This e ect is described if one instead ts the data to Equation (1) . The results of the tting procedure are summarized in lines 6{9 of Table 5 .
While the data for all the p-stop designs in CiS structures are well described by a single parameterization (for either a straight line or Equation (1)), the Seiko structures show two groupings. The common and combined p-stop designs form one group whose capacitances are lower than those of the CiS structures. The atoll p-stop structures form a separate group with capacitances more consistent with those of the CiS structures. The origin of this e ect is not yet understood. 
Temperature Dependence of Capacitance
The silicon pixel detectors in ATLAS will operate at a temperature of ;6 C. Other future pixel systems are likely to utilize low temperatures as well. Because the high leakage currents that are present after irradiation limit the voltage that can beapplied, low temperature operation allows measurements to be made over a larger range of operating voltages. To quantify the temperature dependence of the inter-pixel capacitance, measurements were made at various temperatures from room temperature to below freezing. The variation in temperature was achieved by placing the probe station in a cooling chamberwhich was initially o and at room temperature. The chamberwas turned on and measurements were made as the sensor cooled down. The rate of cooling was slow enough to allow the sensor to equilibrate between measurements. Reliable measurements were possible down to a temperature of about ;10 C. Figure 22 shows the capacitance measured at 1 MHz frequency versus temperature for several Structure 6 devices and LBNL test structures. The results show that in the range +20 C t o ;10 C, capacitance measured at this frequency is temperature-independent.
The temperature range and frequency value used in this measurement complement and extend those reported in two other studies 9, 17]. 
Conclusion
The inter-pixel capacitance of silicon pixel sensors with various implant widths, gaps, and p-stop designs was investigated. The inter-pixel capacitance was found to vary linearly with implant width for width-to-pitch ratios below 0 . 6 4 . Some improvement in the description of the ratio is gained by including a term proportional to the inverse of the size of the gap between charge collection implants. Designs suitable for use in detectors at the LHC and the Tevatron have inter-pixel capacitance on the order of 60 fF to all neighbors and total capacitance of approximately 200 fF including contributions from the backplane, bump pad, and front-end ampli er. This value is consistent with requirements imposed by LHC electronics 2]. Sensors irradiated to uences relevant to LHC and Tevatron experiments displayed only a small systematic increase in the value of their inter-pixel capacitance. No temperature dependence of the capacitance was observed for the range between room temperature and ;10 C.
